Pavel Surynek's Academic Page | Rozhodovací procedury a verifikace - Cvičení

Decision Procedures and Verification - Seminar

General  |  Sources  |  Lecture  |  Seminar  |  Points  |  Notes     

Hide menu   Show menu   Jump to the bottom   Print page


This page is devoted to the seminar.

DateTopicTasks
9.10.2015Tseitin encoding, NNF properties, modeling[PDF]
15.10.2015Problem modeling, encoding of states, simulation of CDCL[PDF]
23.10.2015BDDs, MTBDDs, GSAT, WalkSAT, factor graphs[PDF]
30.10.2015Equality logic, Ackermann's reduction, circuit equivalence[PDF]
6.11.2015Equality graphs, adequate domains[PDF]
13.11.2015Small adequate domains[PDF]
20.11.2015Bit vectors and bit vector constraints[PDF]
27.11.2015Arrays and pointers[PDF]
4.12.2015Deciding in combined theories[PDF]
18.12.2015Satisfiability Modulo Theories (SMT) Problem[PDF]
8.1.2016Linear Arithmetics[PDF]

Copyright © 2003-2014  

Hide menu   Show menu   Jump to the top   Print page