Pavel Surynek's Academic Page | Rozhodovací procedury a verifikace - Cvičení

Decision Procedures and Verification - Seminar

General  |  Sources  |  Lecture  |  Seminar  |  Points  |  Notes     

Hide menu   Show menu   Jump to the bottom   Print page


This page is devoted to the seminar.

DateTopicTasks
8.10.2014Tseitin encoding, NNF properties, modeling[PDF]
15.10.2014Problem modeling, encoding of states, simulation of CDCL[PDF]
22.10.2014BDDs, MTBDDs, GSAT, WalkSAT, factor graphs[PDF]
29.10.2014Equality logic, Ackermann's reduction, circuit equivalence[PDF]
5.11.2014Equality graphs, adequate domains[PDF]
26.11.2014Small adequate domains[PDF]
3.12.2014Bit vectors and bit vector constraints[PDF]
10.12.2014Arrays and pointers[PDF]
17.12.2014Deciding in combined theories[PDF]
7.1.2015Satisfiability Modulo Theories (SMT) Problem[PDF]

Hide menu   Show menu   Jump to the top   Print page